https://lab.nelix.io/ https://lab.nelix.io/docs https://lab.nelix.io/docs/ai-agents/agent-architecture https://lab.nelix.io/docs/ai-agents/build-specialists https://lab.nelix.io/docs/ai-agents/context-permissions-and-boundaries https://lab.nelix.io/docs/ai-agents/diagnosis-and-repair https://lab.nelix.io/docs/ai-agents/generate-a-testbench https://lab.nelix.io/docs/ai-agents/how-agents-are-configured https://lab.nelix.io/docs/ai-agents/how-agents-use-design-md https://lab.nelix.io/docs/ai-agents/models-and-task-levels https://lab.nelix.io/docs/ai-agents/source-provenance-and-limitations https://lab.nelix.io/docs/design-flows/analog-design-and-signoff https://lab.nelix.io/docs/design-flows/asic-flow https://lab.nelix.io/docs/design-flows/clock-tree-synthesis https://lab.nelix.io/docs/design-flows/drc-and-lvs https://lab.nelix.io/docs/design-flows/final-artifacts-and-handoff https://lab.nelix.io/docs/design-flows/floorplanning-and-power-planning https://lab.nelix.io/docs/design-flows/manufacturing-boundary https://lab.nelix.io/docs/design-flows/placement https://lab.nelix.io/docs/design-flows/routing https://lab.nelix.io/docs/design-flows/rtl-coding-standard https://lab.nelix.io/docs/design-flows/simulation-and-verification https://lab.nelix.io/docs/design-flows/specification-to-layout https://lab.nelix.io/docs/design-flows/synthesis https://lab.nelix.io/docs/design-flows/timing-analysis https://lab.nelix.io/docs/learn-digital-design/bit-widths-signed-arithmetic-and-overflow https://lab.nelix.io/docs/learn-digital-design/clocks-and-resets https://lab.nelix.io/docs/learn-digital-design/combinational-and-sequential-logic https://lab.nelix.io/docs/learn-digital-design/fpga-versus-asic https://lab.nelix.io/docs/learn-digital-design/state-machines-and-pipelining https://lab.nelix.io/docs/learn-digital-design/systemverilog-fundamentals https://lab.nelix.io/docs/learn-digital-design/testbenches-and-cocotb https://lab.nelix.io/docs/learn-digital-design/timing-constraints https://lab.nelix.io/docs/pdks-and-technology/design-rules https://lab.nelix.io/docs/pdks-and-technology/liberty-lef-gds-and-technology-files https://lab.nelix.io/docs/pdks-and-technology/licensing-and-access https://lab.nelix.io/docs/pdks-and-technology/process-corners https://lab.nelix.io/docs/pdks-and-technology/qualification-envelope https://lab.nelix.io/docs/pdks-and-technology/sky130 https://lab.nelix.io/docs/pdks-and-technology/supported-processes https://lab.nelix.io/docs/pdks-and-technology/what-a-pdk-contains https://lab.nelix.io/docs/reference/artifacts-and-reports https://lab.nelix.io/docs/reference/cli-commands https://lab.nelix.io/docs/reference/compute-limits https://lab.nelix.io/docs/reference/configuration-files https://lab.nelix.io/docs/reference/glossary https://lab.nelix.io/docs/reference/how-runs-are-isolated https://lab.nelix.io/docs/reference/job-states https://lab.nelix.io/docs/reference/platform-architecture https://lab.nelix.io/docs/reference/project-structure https://lab.nelix.io/docs/reference/provenance-ci-and-licences https://lab.nelix.io/docs/reference/reference-checks-and-release-gate https://lab.nelix.io/docs/start-here/benchmarks-real-designs https://lab.nelix.io/docs/start-here/choosing-fpga-or-asic https://lab.nelix.io/docs/start-here/first-passing-simulation https://lab.nelix.io/docs/start-here/first-project https://lab.nelix.io/docs/start-here/how-well-it-works https://lab.nelix.io/docs/start-here/platform-overview https://lab.nelix.io/docs/start-here/understanding-a-projects-files https://lab.nelix.io/docs/start-here/what-is-silicon-lab https://lab.nelix.io/docs/toolchains/cocotb https://lab.nelix.io/docs/toolchains/icarus-verilog https://lab.nelix.io/docs/toolchains/klayout https://lab.nelix.io/docs/toolchains/openlane-and-openroad https://lab.nelix.io/docs/toolchains/overview https://lab.nelix.io/docs/toolchains/verilator https://lab.nelix.io/docs/toolchains/yosys https://lab.nelix.io/docs/troubleshooting/clock-and-constraint-problems https://lab.nelix.io/docs/troubleshooting/compilation-and-top-module-errors https://lab.nelix.io/docs/troubleshooting/drc-and-lvs-failures https://lab.nelix.io/docs/troubleshooting/placement-and-routing-failures https://lab.nelix.io/docs/troubleshooting/simulation-failures https://lab.nelix.io/docs/troubleshooting/synthesis-failures https://lab.nelix.io/docs/troubleshooting/timing-violations https://lab.nelix.io/docs/troubleshooting/workspace-and-access-problems https://lab.nelix.io/docs/tutorials/build-an-alu https://lab.nelix.io/docs/tutorials/counter https://lab.nelix.io/docs/tutorials/debugging-a-failed-simulation https://lab.nelix.io/docs/tutorials/guided-projects https://lab.nelix.io/docs/tutorials/repairing-rtl-with-ai https://lab.nelix.io/docs/using-the-platform/accounts-and-workspaces https://lab.nelix.io/docs/using-the-platform/ai-assisted-drafting https://lab.nelix.io/docs/using-the-platform/ai-workspace https://lab.nelix.io/docs/using-the-platform/analog-lab https://lab.nelix.io/docs/using-the-platform/assertions-coverage-and-history https://lab.nelix.io/docs/using-the-platform/autopilot https://lab.nelix.io/docs/using-the-platform/build-results https://lab.nelix.io/docs/using-the-platform/cdc-dft-and-bring-up https://lab.nelix.io/docs/using-the-platform/cells-and-transistors https://lab.nelix.io/docs/using-the-platform/classes-and-assignments https://lab.nelix.io/docs/using-the-platform/creating-projects https://lab.nelix.io/docs/using-the-platform/editor-and-terminal https://lab.nelix.io/docs/using-the-platform/get-your-chip-made https://lab.nelix.io/docs/using-the-platform/language-and-feedback https://lab.nelix.io/docs/using-the-platform/layout-markers-pvt-and-yield https://lab.nelix.io/docs/using-the-platform/notifications https://lab.nelix.io/docs/using-the-platform/plans-and-allowances https://lab.nelix.io/docs/using-the-platform/process-lab https://lab.nelix.io/docs/using-the-platform/progress-and-comparing-runs https://lab.nelix.io/docs/using-the-platform/project-specifications https://lab.nelix.io/docs/using-the-platform/run-all-three-stages https://lab.nelix.io/docs/using-the-platform/share-your-chip https://lab.nelix.io/docs/using-the-platform/simulate https://lab.nelix.io/docs/using-the-platform/synthesize-and-build https://lab.nelix.io/docs/using-the-platform/tapeout-gates-and-waivers https://lab.nelix.io/docs/using-the-platform/verification-depth https://lab.nelix.io/docs/using-the-platform/vhdl-projects https://lab.nelix.io/docs/using-the-platform/vv-summary-and-checks https://lab.nelix.io/docs/using-the-platform/waveforms-reports-and-artifacts https://lab.nelix.io/docs/using-the-platform/when-a-run-fails https://lab.nelix.io/docs/using-the-platform/your-data-and-snapshots https://lab.nelix.io/docs/using-the-platform/your-own-ai-key