NELIX Silicon Lab Docs Launch Silicon Lab Launch Silicon Lab

What a PDK contains

The files a factory provides so that design tools can target its process.

StudentEngineer 1 min read · Updated 2026-10-05

On this page What is in oneWho uses which partA PDK is tied to one processOpen and closed

A chip factory, or foundry, can make shapes on silicon within certain limits, and its transistors behave in certain ways. A process design kit, or PDK, is how the foundry describes all of that to design tools. Without it, a tool knows nothing about the process it is designing for.

What is in one#

PartWhat it tells the tools
Layer definitionsWhich layers exist, their names and order: the metals, the vias, the transistor layers
Design rulesThe limits on shapes: minimum widths, spacings and overlaps
Device modelsHow a transistor behaves electrically, for circuit simulation
Standard-cell librariesReady-made logic gates: their layouts, timing, power and pin positions
Input and output cellsPads and protection circuits that connect the chip to the outside
Technology filesThe same information in the format each tool reads
Rule decksThe scripts that checking tools run for DRC and LVS

Who uses which part#

StageUses
SynthesisThe timing of each standard cell
Placement and routingThe physical outline of each cell, the layers, and the routing rules
Timing analysisCell timing at each corner, and how much the wires slow signals
DRC and LVSThe rule decks

A PDK is tied to one process#

A design built for one PDK cannot simply be manufactured on another. The cells, the rules and the timing are all different. Moving a design means running the back end again.

Open and closed#

Most PDKs are confidential and available only under agreement with the foundry. A few are open. This lab uses an open one, which is why you can read every rule and every cell. See SKY130 and its standard cells and Licensing and access.

Related

Something unclear or missing? Send feedbackSign in and use Feedback to tell us.