The AI Workspace
Design Chat beside live views of your chip, with click-to-inspect and snapshots you can compare.
Open a project and choose Workspace. The screen splits in two: Design Chat on one side, and views of your latest chip build on the other.
The tabs#
| Tab | What it shows |
|---|---|
| Layout | A picture of the finished chip (the GDS). Zoom and pan; the worst timing path is drawn on it with numbered steps |
| Floorplan | Where the cells sit, how full each part of the chip is, the power lines and the pins |
| Timing | The slowest paths as a table: where each starts and ends, the slack, and pass or fail. Click a row to see it on the Layout tab |
| DRC | Manufacturing-rule errors, if any. "No design-rule errors" means the layout follows all the rules |
| Power/Area | A simple chart with the numbers and their units (µm², mW) |
| Logs | The build log, searchable, with errors and warnings highlighted and Jump to first error |
Every tab starts with a one-line "What is this?" and a plain headline result. Technical detail is folded away under Show details.
Click to inspect#
Click a cell or a wire on the Layout tab to see what it is, its timing, and the line of your RTL it came from.
Design Chat knows what you are looking at#
Design Chat is told which tab and which item you have open, so you can ask "why is this path slow?" without explaining what "this" is. Measured results always win: if Design Chat and a report disagree, the report is right.
Snapshots#
Every build and every AI fix is saved as a snapshot: the code and the measured results. Choose Compare snapshots to put any two side by side: the code changes, a table of timing, area and power, and a layout comparison when both are builds. How long snapshots are kept: see Your data and snapshots.
Something unclear or missing? Send feedbackSign in and use Feedback to tell us.